# Iterator Interface Extended LSM-tree-based KVSSD for Range Queries

<u>Seungjin Lee</u><sup>1</sup>, Chang-Gyu Lee<sup>1</sup>, Donghyun Min<sup>1</sup>, Inhyuk Park<sup>2</sup>, Woosuk Chung<sup>2</sup>, Anand Sivasubramaniam<sup>3</sup>, Youngjae Kim<sup>1</sup>

<sup>1</sup>Sogang University, <sup>2</sup>SK hynix, <sup>3</sup>The Pennsylvania State University



### Key-Value SSD: Removing the host software I/O stack

• By removing the existing deep software I/O stack,



Application

Key-Value API Library

Key-Value Device Driver

Key-Value SSD

### Key-Value SSD: Removing the host software I/O stack





### Key-Value SSD: Removing the host software I/O stack



### Key-Value SSD: Removing the host software I/O stack



### Key-Value SSD: Removing the host software I/O stack



# **Range Query for KVSSD**

### • Existing KVSSDs mostly focus on point queries (Put, Get)

• Index Pinning<sup>[1]</sup>, Index Compression<sup>[2]</sup>, H/W Accelerator for Compaction<sup>[1]</sup>

• • • •

[1] PinK: High-speed In-storage Key-value Store with Bounded Tails, USENIX ATC 2020[2] Modernizing File System through In-Storage Indexing, USENIX OSDI 2021

# **Range Query for KVSSD**

### • Existing KVSSDs mostly focus on point queries (Put, Get)

- Index Pinning<sup>[1]</sup>, Index Compression<sup>[2]</sup>, H/W Accelerator for Compaction<sup>[1]</sup>
- What about range query?

[1] PinK: High-speed In-storage Key-value Store with Bounded Tails, USENIX ATC 2020[2] Modernizing File System through In-Storage Indexing, USENIX OSDI 2021

# **Range Query for KVSSD**

## • Existing KVSSDs mostly focus on point queries (Put, Get)

Index Pinning<sup>[1]</sup>, Index Compression<sup>[2]</sup>, H/W Accelerator for Compaction<sup>[1]</sup>
...

### What about range query?

- With ordered data structure, it is often considered simple to implement
- In previous studies, the design detail of range queries is not covered
- We claim that there are more things to consider for range query

[1] PinK: High-speed In-storage Key-value Store with Bounded Tails, USENIX ATC 2020[2] Modernizing File System through In-Storage Indexing, USENIX OSDI 2021

### LSM-tree-based Key-Value SSD

Memory NAND Flash





### LSM-tree-based Key-Value SSD



Value Log









### Range Queries are often served as Iterator Interface





#### On Seek with start\_key=6

• Find Index in the search range ( $\geq 6$ ) Memory I Flash







• Find Index in the search range ( $\geq 6$ ) Memory I Flash



• Find Index in the search range ( $\geq 6$ ) Memory I Flash



• Find Index in the search range  $(\geq 6)$  Memory I Flash



• On Next(),



• On Next(),



• On Next(),



## Problem #1 – Inconsistent Range Query

- Range queries are executed through **multiple iterator commands**
- During range queries, LSM-tree can change by Put, Delete commands
- How can the change in LSM-tree structure be handled?

## Problem #1 – Inconsistent Range Query

- Range queries are executed through *multiple iterator commands*
- During range queries, LSM-tree can change by Put, Delete commands
- How can the change in LSM-tree structure be handled?

## Problem #2 – Long Tail Latency Problem

- During range queries, Iterator interface sometimes requires Index Read
- This NAND access (Index Read) incurs long tail latency

## Problem #1 – Inconsistent Range Query

- Range queries are executed through **multiple iterator commands**
- During range queries, LSM-tree can change by Put, Delete commands
- How can the change in LSM-tree structure be handled?

## Problem #2 – Long Tail Latency Problem

- During range queries, Iterator interface sometimes requires Index Read
- This NAND access (Index Read) incurs long tail latency

### Problem #3 – Poor Range Query Performance

- Every Seek, Next command entails Value Read from Value Log
- This NAND Access (Value Read) incurs poor overall performance

#### Versioning Problem



#### Versioning Problem



#### Versioning Problem



#### Versioning Problem



#### Versioning Problem


# **Problem #1 - Versioning**

#### Versioning Problem

#### • Put(), Delete() can be issued in the middle of range query



## **Problem #1 - Versioning**

### Versioning Problem

- Put(), Delete() can be issued in the middle of range query
- For this reason, host-side Key-Value stores support versioning in general
- An iterator needs to see the version of the LSM-tree at its creation time.

## **Problem #1 - Versioning**

### Versioning Problem

- Put(), Delete() can be issued in the middle of range query
- For this reason, host-side Key-Value stores support versioning in general
- An iterator needs to see the version of the LSM-tree at its creation time.

However, inside the device, memory-efficient versioning is needed!









## Problem #3 – Synchronous Value Read

## Design Challenge #3 – NAND Flash Access for <u>Value Read</u>

- Every Seek() and Next() command requires NAND Flash Access for Value
- Considering that NAND Flash access is much slower than the other steps, synchronous NAND Flash access for Value may woefully aggravate the overall performance

# **Design of IterKVSSD**







- Summary represents the state of LSM-tree
- Summary Size ∝ # of SSTables





- Summary represents the state of LSM-tree
- Summary Size ∝ # of SSTables
- In our setup,
  - 1. Summary Entry Size = 44B



#### How to support Versioning inside the device?



- Summary represents the state of LSM-tree
- Summary Size ∝ # of SSTables
- In our setup,
  - 1. Summary Entry Size = 44B
  - 2. # of SSTables  $\approx$  65,000
  - 3. Total Size  $\approx 2.7$ MB



MemTable

#### How to support Versioning inside the device?



• Summary represents the state of LSM-tree

Value Lug

- Summary Size ∝ # of SSTables
- In our setup,
  - 1. Summary Entry Size = 44B
  - 2. # of SSTables  $\approx$  65,000
  - 3. Total Size  $\approx 2.7$ MB

Keeping Summary for every Iterator is too expensive!

51



























• Key ideas to minimize synchronous NAND Flash access penalty

- Key ideas to minimize synchronous NAND Flash access penalty
- 1. <u>Range query</u> sequentially retrieves Key-Value pairs in a row

- Key ideas to minimize synchronous NAND Flash access penalty
- 1. <u>Range query</u> sequentially retrieves Key-Value pairs in a row
  - KVSSD knows what is the next key to read

- Key ideas to minimize synchronous NAND Flash access penalty
- 1. <u>Range query</u> sequentially retrieves Key-Value pairs in a row
  - KVSSD knows what is the next key to read
- 2. <u>Key-Value semantic</u> is enabled inside the device

- Key ideas to minimize synchronous NAND Flash access penalty
- 1. <u>Range query</u> sequentially retrieves Key-Value pairs in a row
  - KVSSD knows what is the next key to read
- 2. <u>Key-Value semantic</u> is enabled inside the device
  - KVSSD knows where in physical memory the next Key-Value pairs are stored

- Key ideas to minimize synchronous NAND Flash access penalty
- 1. <u>Range query</u> sequentially retrieves Key-Value pairs in a row
  - KVSSD knows what is the next key to read
- 2. <u>Key-Value semantic</u> is enabled inside the device
  - KVSSD knows where in physical memory the next Key-Value pairs are stored
- 3. Inside the SSDs, there are <u>multiple independent channel</u> <u>controllers</u>

- Key ideas to minimize synchronous NAND Flash access penalty
- 1. <u>Range query</u> sequentially retrieves Key-Value pairs in a row
  - KVSSD knows what is the next key to read
- 2. <u>Key-Value semantic</u> is enabled inside the device
  - KVSSD knows where in physical memory the next Key-Value pairs are stored
- 3. Inside the SSDs, there are <u>multiple independent channel</u> <u>controllers</u>
  - KVSSD can overlap NAND Flash access with processing storage protocol and the other steps in parallel

Want to hide synchronous NAND Flash Access Penalty

## Want to hide synchronous NAND Flash Access Penalty

- On every Seek and Next commands,
  - 1. <u>Compute</u> for processing the storage protocol command
  - 2. <u>Read Index</u> from NAND Flash, <u>if necessary</u>
  - 3. Search and Compare the Index for each level
  - 4. Read Value from NAND flash
  - 5. <u>DMA transfer over PCIe</u> to return the result Key-Value pair
### How to Reduce NAND Flash Access Cost?

#### Want to hide synchronous NAND Flash Access Penalty

- On every Seek and Next commands,
  - 1. <u>Compute</u> for processing the storage protocol command
  - 2. <u>Read Index</u> from NAND Flash, <u>if necessary</u>
  - 3. <u>Search and Compare</u> the Index for each level
  - 4. <u>Read Value</u> from NAND flash
  - 5. <u>DMA transfer over PCIe</u> to return the result Key-Value pair



- The device can calculate when it becomes needed to read index from NAND.
- Therefore, it can overlap the reading time with other process in advance by exploiting hardware (NFCs).



- The device can calculate when it becomes needed to read index from NAND.
- Therefore, it can overlap the reading time with other process in advance by exploiting hardware (NFCs).



- The device can calculate when it becomes needed to read index from NAND.
- Therefore, it can overlap the reading time with other process in advance by exploiting hardware (NFCs).



- The device can calculate when it becomes needed to read index from NAND.
- Therefore, it can overlap the reading time with other process in advance by exploiting hardware (NFCs).



- The device can calculate when it becomes needed to read index from NAND.
- Therefore, it can overlap the reading time with other process in advance by exploiting hardware (NFCs).



- The device can calculate when it becomes needed to read index from NAND.
- Therefore, it can overlap the reading time with other process in advance by exploiting hardware (NFCs).



- When processing N<sup>th</sup> Next command, the device issues prefetch request for the (N+D)<sup>th</sup> Next command in the future (D: Prefetching Degree).
- Therefore, it can overlap the reading time with other process in advance by exploiting hardware (NFCs).



- When processing N<sup>th</sup> Next command, the device issues prefetch request for the (N+D)<sup>th</sup> Next command in the future (D: Prefetching Degree).
- Therefore, it can overlap the reading time with other process in advance by exploiting hardware (NFCs).



- When processing N<sup>th</sup> Next command, the device issues prefetch request for the (N+D)<sup>th</sup> Next command in the future (D: Prefetching Degree).
- Therefore, it can overlap the reading time with other process in advance by exploiting hardware (NFCs).



- When processing N<sup>th</sup> Next command, the device issues prefetch request for the (N+D)<sup>th</sup> Next command in the future (D: Prefetching Degree).
- Therefore, it can overlap the reading time with other process in advance by exploiting hardware (NFCs).



- When processing N<sup>th</sup> Next command, the device issues prefetch request for the (N+D)<sup>th</sup> Next command in the future (D: Prefetching Degree).
- Therefore, it can overlap the reading time with other process in advance by exploiting hardware (NFCs).

## **Experimental Setup**

### Implementation of IterKVSSD

- Prototyped on OpenSSD Cosmos+
- Extended NVMe Protocol for Iterator Command



## **Experimental Setup**

### Implementation of IterKVSSD

- Prototyped on OpenSSD Cosmos+
- Extended NVMe Protocol for Iterator Command

### • Experiment

- Evaluated with RocksDB <u>db\_bench</u> benchmark
- Populated with 3M Key-Value pairs with 4B Key
- Evaluated with <u>SeekRandom</u> workload
- Evaluated by varying scan length\*, value size, and prefetch degree for value prefetch



### • Effect of Index Prefetching



- **<u>IterKVSSD-B</u>**: Baseline w/o prefetch
- <u>IterKVSSD-I</u>: w/ Index Prefetch + w/o Value Prefetch

### Effect of Index Prefetching



- **<u>IterKVSSD-B</u>**: Baseline w/o prefetch
- <u>IterKVSSD-I</u>: w/ Index Prefetch + w/o Value Prefetch
- Scan Length = 200,000 which is enough to trigger Synchronous Index Read

### Effect of Index Prefetching



- **<u>IterKVSSD-B</u>**: Baseline w/o prefetch
- <u>IterKVSSD-I</u>: w/ Index Prefetch + w/o Value Prefetch
- Scan Length = 200,000 which is enough to trigger Synchronous Index Read
- Show about 3.6x better P99.9 tail latency

### Effect of Index Prefetching



- **<u>IterKVSSD-B</u>**: Baseline w/o prefetch
- <u>IterKVSSD-I</u>: w/ Index Prefetch + w/o Value Prefetch
- Scan Length = 200,000 which is enough to trigger Synchronous Index Read
- Show about 3.6x better P99.9 tail latency
- Channel conflict prevents it from being removed completely

### Effect of Value Prefetching

- Evaluated with *SeekRandom* workload
- Prefetch Degree: 0 8
- Value Size : 128B, 4KB, 16KB, 128KB
- Scan Length: 128, 256, 512, 1024, 2048

• Effect of Prefetching Degree



#### Effect of Prefetching Degree

 With higher prefetch degree, better I/O performance because small prefetch degree is not enough to hide NAND Flash access latency completely



#### Effect of Prefetching Degree

- With higher prefetch degree, better I/O performance because small prefetch degree is not enough to hide NAND Flash access latency completely
- However, prefetch degree over some degree will not improve performance



### Effect of Prefetching Degree

- With higher prefetch degree, better I/O performance because small prefetch degree is not enough to hide NAND Flash access latency completely
- However, prefetch degree over some degree will not improve performance
  - When internal bandwidth is saturated
  - When NAND Access can be fully overlapped with other steps



#### Effect of Scan Length in Range Query

• With higher scan length, better I/O throughput



#### Effect of Value Prefetching

- 1 <u>Seek</u> + N <u>Next</u> (N: Scan Length)
- <u>Seek</u> shows much higher latency than <u>Next</u>
- Therefore, the higher scan length shows the better overall I/O performance



## Conclusion

### Iterator Interface Extended LSM-tree-based KVSSD

- Explore three problems of current iterator interface
  - 1. Versioning Problem
  - 2. Synchronous Index Read Problem
  - 3. Synchronous Value Read Problem

### IterKVSSD

- Propose solutions for the above problem by exploit the characteristics of KVSSD
- Memory-efficient Versioning through decoupling and pooling metadata
- Index/Value Prefetch to mitigate NAND Flash Access Penalty
- Shows <u>**2x</u>** lower P99.9 tail latency, up to <u>**7.2x**</u> better I/O throughput</u>

# Thank you for listening! Q&A

# Iterator Interface Extended LSM-tree-based KVSSD for Range Queries

**Seungjin Lee**<sup>1</sup>, Chang-Gyu Lee<sup>1</sup>, Donghyun Min<sup>1</sup>, Inhyuk Park<sup>2</sup>, Woosuk Chung<sup>2</sup>, Anand Sivasubramaniam<sup>3</sup>, Youngjae Kim<sup>1</sup>

<sup>1</sup>Sogang University, <sup>2</sup>SK hynix, <sup>3</sup>The Pennsylvania State University

